ABSTRACT OF THE DISCLOSURE

A DIGITAL SYSTEM AND METHOD FOR TESTING ANALOGUE AND MIXED-SIGNAL CIRCUITS OR SYSTEMS

A method of optimising a digital test signal for testing an analogue or mixed-signal circuit comprising determining a measure, for example a figure of merit, that is indicative of differences between the output of a fault free and the output of a known faulty circuit in response to an applied digital input signal. The digital input signal is then varied and another figure of merit is calculated for the fault free and the known faulty circuit for the new input signal. This is repeated a number of times, the digital input signal being varied each time. An optimum test signal is selected based on the determined figures of merit.

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 24 December 2003 (24.12.2003)

PCT

(10) International Publication Number WO 2003/107019 A3

- (51) International Patent Classification7: G01R 31/3167, 31/3183
- (21) International Application Number:

PCT/GB2003/002599

- (22) International Filing Date: 17 June 2003 (17.06.2003)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0213882.4

17 June 2002 (17.06.2002) GE

- (71) Applicant (for all designated States except US): UNIVER-SITY OF STRATHCLYDE [GB/GB]; McCance Building, 16 Richmond Street, Glasgow G1 1XQ (GB).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): HAMILTON, David, James [GB/GB]; 29 Belmont Gardens, Edinburgh EH12 6JD (GB). STIMPSON, Brian, Philip [GB/GB]; 67 Partickhill Road, Glasgow G11 5AD (GB). BEKHEIT,

Mahmoud, Ali, Mousa [EG/EG]; 190A King Faisal Street, Giza, Cairo (EG).


- (74) Agents: MacDOUGALL, Donald, Carmichael et al.; Cruikshank & Fairweather, 19 Royal Exchange Square, Glasgow G1 3AE (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

[Continued on next page]

(54) Title: A DIGITAL SYSTEM AND METHOD FOR TESTING ANALOGUE AND MIXED-SIGNAL CIRCUITS OR SYSTEMS



(57) Abstract: A method of optimising a digital test signal for testing an analogue or mixed-signal circuit comprising determining a measure, for example a figure of merit, that is indicative of differences between the output of a fault free and the output of a known faulty circuit in response to an applied digital input signal. The digital input signal is then varied and another figure of merit is calculated for the fault free and the known faulty circuit for the new input signal. This is repeated a number of times, the digital input signal being varied each time. An optimum test signal is selected based on the determined figures of merit.